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Abstract— The following paper describes a method to 
increase the rate of the generating pseudo random numbers. 
The proposed solution, that works according to described 
method, consists of shift register generator and additional data 
output blocks. Through adding these functional blocks, 
connected with a classical LFSR generator, increase of the 
pseudo random number generating rate was obtained. A 
number of these additional blocks were discussed in the 
following paper. Operation of these additional blocks was 
shown on a example.  
 Keywords—pseudo random signal; LFSR; shift register 
generator; pseudo random sequence rate 
I. INTRODUCTION 
The pseudo random generators are widely used in 
modern science and technology [1], [2], [3], [4]. One of the 
pseudo random signal generators class is a linear feedback 
shift register generators – LFSR [5], [6]. The LFSR 
generators are easy in hardware and software 
implementation, and they generate one pseudo random bit 
on each clock cycle [6]. In many applications the pseudo 
random signal rate, generated by the shift register generator, 
is too low [9]. In case when the statistical test results [10] 
are not a primary requirement, but the pseudo random signal 
rate is essential, the proposed additional output blocks might 
be used with the LFSR generator.  
 
II. PSEUDO RANDOM SIGNAL GENERATING METHODS 
Basic pseudo random generator types include the 
congruential generators [1], its modifications and the 
generators that uses shift registers [3], [5]. The LFSR 
generators and majority of the complex pseudo random 
signal generators build on a shift registers [7], [8], generate 
only one bit of the pseudo random sequence for each clock 
cycle [5].  
 
III. PROPOSAL OF  THE PSEUDO RANDOM SEQUENCE RATE 
INCREASE 
For the applications requiring significant generation rate 
of pseudo random numbers [2], in which statistical 
properties of the sequence are of non-priority, structure as 
shown in figure 1 may be used. 
Fig. 1. The LFSR generator with N bit parallel output 
The structure shown in figure 1 generates the binary 
pseudo random sequence with the rate larger than the typical 
LFSR structure. The clock signal fc controls the LFSR 
generator and the output buffer. The output buffer task is to 
transfer the LFSR register bit content to the N bit buffered 
output. Every single clock period generates N bits (as an N 
bit number) sequence on the buffer output.  Pseudo random 
N bit number sequence rate is given by the formula (1).  
 snumbersfR cB /=  (1) 
Generalized proposed scheme of the modified pseudo 
random signal generator, that uses the LFSR generator, is 
shown in figure 2. 
Fig. 2. One of the proposed modifications with LFSR generator 
In a circuit shown in figure 2, the generating rate of the 
D bit pseudo random numbers, equals the buffer clock 
frequency divided by the division ratio set by D, according 
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to the formula (3). The binary pseudo random sequence rate, 
made from the generated D bit numbers, is N times longer 
and is defined by formula (4). The additional shift register, 
that co-operates with the LFSR generator, is shifted and 
filled by the LFSR output bits, synchronously with the clock 
signal.  
 snumbers
D
fR cN /=   (3) 
 sbits
D
NfR cB /=  (4) 
The division ratio D determines the statistical properties 
of the pseudo random numbers generated by the proposed 
structures. If division ratio is high (very close to N), the 
statistical properties are very approximate the statistical 
properties of the typical LFSR generator. The pseudo 
random sequence rate in this case is the lowest and very 
approximate the rate of the LFSR generator. The high rate 
of the pseudo random sequence can be obtained when 
division ratio D is approximate 1. In this case the pseudo 
random rate is the highest, but the statistical properties of 
the sequence are the worst.  
 
Example: 
The 5 bits (N=5) LFSR generator works with a shift 
register and output latch buffer. The division ratio of output 
buffer clock frequency equals D=4. The LFSR feedback 
polynomial is given by the formula (5) and the initial state 
of the LFSR generator equals 11111BIN. The scheme of this 
circuit is shown in figure 3.  Beginning of the generator 
output sequence shall be determined. 
Fig. 3. An exemplary modification of the 5 bit LFSR generator 
 1xx)( 35 ++=xL  (5) 
The 5 bit pseudo random number appears on the output 
buffer every 4 fc clock cycles. The binary pseudo random 
sequence from the LFSR output and the binary sequence 
made from the 5 bit number are given as follows: 
1. LFSR output: 11111000110111010100 
2. Buffet output: 0001110110101110010101000 
During 20 clock cycles, the circuit shown in figure 3, 
generated 25 bits of the pseudo random sequence. 
According to the formula (4) the bit rate equals  1,25fc. 
 
IV. SUMMARY 
The following article discusses methods of increasing 
the rate of pseudo random numbers generation. In order to 
do the above, LFSR generator was expanded to include 
additional functional blocks. A number of possible 
modifications to LFSR generator structure was discussed 
and presented in this article. On the example presented in 
the paper, the principle of operation was described. Results 
of pseudo random signal statistical tests, depend on the 
modification type chosen and on the desired rate of pseudo 
random numbers sequence generated by described 
structures. Statistical tests results analysis shall be discussed 
in the full version of this article.     
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